Icarus Verilog
Free, open source verilog interpreter. Test benches are in behavioral verilog. Simulation is 4-state, and event-based.
- from
- Electronics
- added
- 2026-10-10
- likes
- 0
similar
-
Verilator veripool.org
Free, open source Verilog compiler. Test benches are in C++ or SystemC. Very fast, but limted to 2-state, cycle-based simulation, and synthesizeable code only.
-
Verilator veripool.org
A tool which converts Verilog to a cycle-accurate behavioral model in C++ or SystemC. Performs lint code-quality checks.
-
Ikalogic ikalogic.com
Alternative to Saleae logic analyzers :euro:.
-
Iris iris-project.org
Higher-order concurrent separation logic framework.
-
Itauto gitlab.inria.fr
SMT-like tactics for combined propositional reasoning about function symbols, constructors, and arithmetic.
-
tis-interpreter github.com
Electronics › Simulators > Verilog HDL Simulators: “Free, open source verilog interpreter. Test benches are in behavioral verilog. Simulation is 4-state, and event-based.”